## ASSP for Power Management Applications of LCD Panel **4ch System Power Management IC for** LCD Panel

# MB39C313

## DESCRIPTION

The MB39C313 is a 4ch system power management IC. It consists of 2-ch DC/DC Converter and 2-ch Charge pump. The DC/DC converter has excellent line regulation with the feed-forward method. Moreover, SW FET and phase compensator (Buck) is included, so that BOM can be reduced. It is most suitable for large size LCD panel power supply.

## ■ FEATURES

- Power supply voltage range: 8 V to 14 V
- For Buck Converter included SW FET (Vlogic): output 1.8 V to 3.3 V 1.5 A Max
- For Boost Converter included SW FET (Vs): output 18.1 V Max 1.5 A Max (at 12 V input and 15 V output)
- Negative Charge Pump with output voltage feedback (VGL): 50 mA Max
- Positive Charge Pump with output voltage feedback (VGH): 50 mA Max
- Error Amp threshold voltage: 1.213 V ± 1.5 % (Vlogic), 1.146 V ± 0.9 % (Vs),0 V ± 36 mV (VGL),

1.213 V ± 2.1 % (VGH)


- · Built-in soft-start circuit independent of loads
- Excellent line regulation by the feed-forward method (Vlogic, Vs)
- Built-in phase compensator parts (Vlogic)
- Built-in sequence comparator for rising
- Built-in short circuit protection (Vlogic)
- Built-in over voltage protection (Vs)
- Built-in over current protection (Vlogic, Vs)
- Built-in over temperature protection
- Frequency setting by input pin: 500 kHz / 750 kHz
- Package: TSSOP-28 Exposed PAD

## APPLICATIONS

TFT LCD panels for LCD TV sets and monitors.




## ■ PIN ASSIGNMENT




## ■ PIN DESCRIPTIONS

Block	Pin No.	Pin name	I/O	Descriptions
	15	FBB	I	Vlogic Error Amp input pin
Vlogic (Buck Converter)	17	BOOT		Boot strap capacitor connection pin
	18	SWB	0	Vlogic inductor connection pin
	1	FB	I	Vs Error Amp input pin
	2	COMP	0	Vs Error Amp output pin
	28	SS		Vs Soft-start capacitor connection pin
Vs	4	SW	I	Valaduatar connection nin
(Boost Converter)	5	SW	I	Vs Inductor connection pin
	3	OS	0	Vs Synchronous rectifier FET output pin
	27	GD	0	Vs External SW drive output pin (NMOS open drain output)
VGL	11	DRN	0	VGL external flying capacitor connection pin
(Negative Charge Pump)	13	FBN	I	VGL Error Amp input pin
VGH	10	DRP	0	VGL external flying capacitor connection pin
(Positive Charge Pump)	14	FBP	I	VGH Error Amp input pin
	16	EN1	I	Vlogic, VGL control pin
	9	EN2		Vs, VGH control pin
Control	12	FREQ		Frequency set pin "L": 500 kHz,"H": 750 kHz
	25	DLY1		VGL start time setting capacitor connection pin
	26	DLY2		Vs, VGH start time setting capacitor connection pin
	22	AVIN		Power supply pin
	20	VINB		Vlogic Power supply pin
	21	VINB		
	8	SUP		VGH Power supply pin
Power	24	REF	0	Reference voltage output pin
	6	PGND		Drive block ground hin
	7	PGND		Drive block ground pin
	23	GND		Ground pin
	19	NC		Non connection pin

## ■ I/O PIN EQUIVALENT CIRCUIT DIAGRAM




FUJITSU




(Continued)

FUĴITSU

## MB39C313



■ BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTIONS

#### VLOGIC : Buck Converter

The Buck converter is a fixed frequency PWM control asynchronous converter with integrated NMOS power switch. It features voltage mode control with input feed forward to improve line regulation performance. The converter is internally compensated and is designed to work with ceramic output capacitor. The main switch of the converter is a 3.2 A rated power NMOS with gate drive circuit reference to SWB pin (source terminal of the NMOS power FET). The gate drive circuit is powered from an internal 4 V regulator and is bootstrapped from SWB pin via an external capacitor to achieve driving capability beyond the supply rail.

## Soft Start (Buck Converter)

The Buck converter has build in soft start control to limit the inrush current at start up. The soft start cycle start after EN1 is asserted and the duration is internally set to 1 ms. During the soft start cycle, the second non-inverting input of the error amplifier, refer to the block diagram, ramps up from 0 V.

Thus, the Buck converter output ramps up in a control manner. The soft start cycle ends when the voltage on the second non-inverting input of the error amplifier rises above the reference voltage of 1.213 V.

## Short Circuit Protection (Buck Converter)

The Buck converter is protected from short circuit fault by internal cycle-to-cycle current limit. In addition, the switching frequency is reduced to limit the power dissipation during the fault condition.

The switching frequency reduction depends on the voltage on FBB pin. When the voltage of FBB pin is below 0.9 V and 0.6 V, the switching frequency reduces to 1/2 and 1/4 of the normal value respectively.

The switching frequency becomes normal automatically if the normal situation was resumed.

#### Vs : Boost Converter

The Boost converter features fixed frequency pulse width modulated (PWM) control with integrated NMOS power switch. The switching frequency can be set to either 500 kHz or 750 kHz via the FREQ pin. The converter operates as an asynchronous Boost converter with external Schottky diode. The use of voltage mode control with input feed forward improves line regulation performance. In addition, the converter is designed with external frequency compensation that allows flexibility on selecting external component values.

A PMOS switch with on resistance of 10  $\Omega$  connects between SW and OS pin so that it operates in parallel with the external Schottky diode. At high loading current, most of the inductor current flows through the external Schottky diode. At light load, the PMOS switch provides a conduction path that allows the inductor current flow in reverse direction. As a result, the converter stays in continuous conduction mode for most of the load current range and allows the use of simple frequency compensation scheme.

## Soft Start (Boost Converter)

A build in soft start circuit with an external capacitor connects to SS pin provides soft start function for the Boost converter to prevent high inrush current during start up. The SS pin provides a constant charging current so that soft start time is adjustable by changing the capacitance value of an external capacitor. During start up, the output voltage of the Boost converter is controlled by the SS pin until the voltage on SS pin is higher than the voltage on FB pin and the soft start cycle ends.

## **Over Voltage Protection (Boost Converter)**

The Boost converter has build in over voltage protection to prevent MB39C313 from being damaged due to excessive voltage stress under fault conditions such as FB pin is left floating or short to ground.

The protection circuitry monitors the Boost converter output via OS pin and shut down the NMOS power FET that connects to SW pin when the voltage on OS pin is higher than 18.7 V. As a result, the inductor current start to fall and the output of the Boost converter follows. The Boost converter resumes normal operation when the voltage at OS pin falls below the protection threshold.



#### Gate Drive Pin (GD)

GD pin is an open drain output that triggers (pulls "Low") after DLY2 expires and the voltage at FB pin rise above 1.03 V (90 % of FB reference voltage, 1.146 V). 1.03 V at FB pin translates to 90 % of the regulation point of the Boost converter. GD pin remains "Low" until the input voltage or voltage on EN2 is cycled to ground.

#### VGL : Negative Charge Pump

The negative charge pump uses fixed switching frequency regulated architecture. The output voltage is set externally by a resistor divider. The regulation is done by controlling the pump current in the driver. Refer to the system block diagram, the charge pump use external diodes, pumping capacitor and output filter capacitor. Since the input of the charge pump and the driver is connected to the supply pin (VIN), the maximum negative output voltage is -VIN +  $V_{loss}$ .  $V_{loss}$  includes voltage drop in external diodes and gate driver. Additional charge pump stage can be added to generate larger negative voltage.

#### VGH : Positive Charge Pump

The positive charge pump uses fixed switching frequency regulated architecture. The output voltage is set externally by a resistor divider. The regulation is done by controlling the pump current in the driver.

Refer to the system block diagram, the charge pump use external diodes, pumping capacitor and output filter capacitor. The input of the charge pump is connected to the Vs (Boost converter output) and the pump capacitor is charged to Vs during charging phase. As the supply to the driver (SUP pin) can be either the Vs (Boost converter output) or the VIN (supply PIN) of MB39C313, the maximum output voltage is  $V_{SUP} + V_S$ . Additional charge pump stage can be added to increase the maximum output voltage.

#### **Common Block**

#### **Under Voltage Lockout**


MB39C313 will shutdown when the supply voltage below 6 V to prevent improper operation of the device.

#### **Over Temperature Protection**

When the junction temperature rises above 150 °C, most of the active circuitries are shutdown to prevent damage from excessive power dissipation beyond safety limits.

## Power Up Sequencing (EN1, EN2, DLY1, DLY2)

EN1 and EN2 pin control the power up sequence of MB39C313. The timing of the sequencing events is controlled by the capacitance on DLY1 and DLY2 pins. By pulling EN1 high, the Buck converter enables first. Then, the Negative Charge Pump is enabled after some delay time, DLY1. Pulling EN2 high, the Boost converter and Positive Charge Pump are enabled at the same time with some time delay, DLY2. If EN2 pin is pulled high when the Buck converter is already operating, the time delay DLY2 starts at the EN2 rising edge, Figure1. Setting such delay time can be particularly useful if EN2 is already connected to input voltage (VIN). If EN2 is pulled high before the Buck converter is operating, the time delay DLY2 starts after the Buck converter is fully on, Figure2.



Parameter	Symbol	Condition	Rat	ting	Unit
Faranieter	Symbol	Condition	Min	Max	Unit
	Vdd	AVIN, VINB pin	- 0.3	+ 17	V
Power supply voltage	Vвоот	BOOT pin	- 0.3	+ 19.8	V
	VSUP	SUP pin	- 0.3	+ 19.8	V
	Vfb	FB, FBB, FBN, FBP pin	- 0.3	+ 7	V
	Vos	OS pin	- 0.3	+ 19.8	V
Input voltage	Vgd	GD pin	- 0.3	+ 19.8	V
	Ven	EN1,EN2 pin	- 0.3	+ 17	V
	Vfreq	FREQ pin	- 0.3	+ 17	V
SW/ Valtage	Vswb	SWB pin	- 0.7	+ 17	V
SW Voltage	Vsw	SW pin	- 0.3	+ 19.8	V
SW/ pools ourroot	lswв	SWB pin AC		3.9	А
SW peak current	Isw	SW pin AC	—	4.2	А
Power dissipation	PD	Ta ≤ + 25 °C	—	3.44*	W
Storage temperature	Тѕтс		- 55	+125	°C

## ■ ABSOLUTE MAXIMUM RATINGS

\* : When mounted on a 100mm  $\times$  100 mm: 4 layer.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## RECOMMENDED OPERATION CONDITIONS

Demonster	0			Value		11
Parameter	Symbol	Condition	Min	Тур	Max	Unit
	Vdd	AVIN, VINB pin	8	12	14	V
Power supply voltage	Vвоот	BOOT pin	13	17	18	V
voltage	VSUP	SUP pin	8.0	12.0	18.1	V
REF pin output current	IREF	REF pin	- 50		0	μA
	Vfb	FB, FBB,FBN, FBP pin	0		5.5	V
	Vos	OS pin	0		18.1	V
Input voltage	Vgd	GD pin	0		18.1	V
	Ven	EN1,EN2 pin	0	_	14	V
	VFREQ	FREQ pin	0		14	V
	Vo	Vlogic: Buck Converter	1.8		3.3	V
Output voltage	Vo	Vs: Boost Converter	_		18.1	V
	lo	Vlogic: Buck Converter DC			1.5	А
	lo	Vs: Boost Converter DC VIN = 12 V, Vs = 15 V, L = 10 $\mu$ H	_		1.5	Α
	SWB	SWB pin DC	– 1.5	_		А
Output current	Isw	SW pin DC			1.5	А
	GD	GD pin			1	mA
	los	OS pin	- 100		+100	mA
	DRN	DRN pin	- 100		+100	mA
	DRP	DRP pin	- 100		+100	mA
OW/ in durate n	Lswb	SWB pin	10		15	μH
SW inductor	Lsw	SW pin	6.8	10.0	22.0	μH
BOOT pin capacitor	Своот	BOOT pin	0.01	0.10	1.00	μF
REF pin capacitor	$C_{REF}$	REF pin	0.10	0.22	1.00	μF
DRP, DRN pin capacitor	Cdr	DRP, DRN pin	0.10	0.47	1.00	μF
SS pin capacitor	Css	SS pin		0.022	1.000	μF
DLY pin capacitor	CDLY	DLY1, DLY2 pin		0.01	1.00	μF
Vlogic output filter capacitor	Cout	Vlogic: Buck Converter		20		μF
Vs output filter capacitor	Cout	Vs: Boost Converter		66		μF
Operating ambient temperature	Та	—	- 30	+ 25	+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## ■ ELECTRICAL CHARACTERISTICS

			1	(Ta = +	- 25 °C, A	VIN = VIN	B = SUP	= 12 V)
Parame	ter	Symbol	Pin	Condition		Value		Unit
		Cymbol	No.	Condition	Min	Тур	Max	onin
Reference Voltage Block [ VREF ]	Output voltage	Vref	24	REF = 0 mA	1.203	1.213	1.223	V
Bias Voltage Block [ VB ]	Output voltage	Vв	17	BOOT = -1 mA, BOOT pin	3.5	4.0	4.5	V
Under Voltage Lockout	Threshold voltage	Vtlh	22	AVIN = ႃ⊥	5.6	6.0	6.4	V
Protection Circuit Block [ UVLO ]	Hysteresis width	Vн	22			0.2*		V
Over Temperature	Stop temperature	Тотрн		T junction		+ 150*		°C
Protection Block [ OTP ]	Hysteresis width	TOTPHYS			_	+ 15*	_	°C
Oscillator Block [ OSC ]	Output frequency	fosc	4, 5, 10, 11, 18	FREQ = "H"	600	750	900	KHz
		fosc	4, 5, 10, 11, 18	FREQ = "L"	400	500	600	KHz
	Input	Vih	12	fosc = 750 KHz set	1.7			V
	voltage	VIL	12	fosc = 500 KHz set	_		0.4	V
Sequence	Threshold voltage	Vтн	25, 26	DLY1, DLY2 pin	1.123	1.180	1.239	V
Control Block [ SEQ CTL ]	Charging current	Idly	25, 26	DLY1, DLY2 = 0 V	3.8	5.5	7.1	μA
Control Block	Input	Vін	9,16	EN1, EN2 ON	2			V
[ CTL ]	voltage	VIL	9,16	EN1, EN2 OFF		—	0.8	V
		lccs	22	EN1, EN2 = 0 V, AVIN pin		0	1	μA
General	Stand by current	lccs	20, 21	EN1, EN2 = 0 V, VINB pin		0	1	μA
		lccs	8	EN1, EN2 = 0 V, SUP pin		0	1	μA
	Power supply current	lcc	22	EN1, EN2 = AVIN, AVIN pin		1	2	mA
		lcc	20, 21	EN1, EN2 = AVIN, VINB pin		0.2	0.5	mA
	Surront	lcc	8	EN1, EN2 = AVIN, SUP pin		0.2	2.0	mA

## MB39C313

Parameter		Symbol Pin		Condition	Value			Unit
		Symbol	No.	Condition	Min	Тур	Max	Unit
	Threshold voltage	Vth	15	FBB pin	1.195	1.213	1.231	V
	Input bias current	Ів	15	FBB = 0 V	-100	0	+100	nA
Vlogic [ Buck Converter ]	SW NMOS-Tr On resistor	Ron	18, 20, 21	SWB = -500 mA VGS = 4 V		230*		mΩ
	SW NMOS-Tr Leak current	Ileak	18, 20, 21	EN1 = 0 V SWB = 0 V	-10			μΑ
	Over current protect	Іім	18	SWB pin	2.5	3.2	3.9	А
	Short	Vтн	15	$fosc \times 1/2$	0.855	0.900	0.945	V
	circuit protect threshold voltage	Vтн	15	fosc × 1/4	0.57	0.60	0.63	V
	Soft-start time	tss	15	FBB pin	0.69	1.00	1.50	ms


VS         NO.         Min         Typ         Max           VS         Input bias current         In         FB pin         1.136         1.146         1.156         V           SW         SW         Input bias current         In         FB = 0 V         -100         0         +100         nA           SW         SW         SW         SW         SW          110*          mQ           On resistor         Ron         4.5         SW=500 mA VGS = 5 V          110         16 $\Omega$ SW         SWOS-Tr On resistor         Ron         3.4.5         OS = 200 mA VGS = 12 V          10         µA           SW         SWOS-Tr On resistor         I.Eak         4.5         OS = 12 V          10         µA           SW         SWOS-Tr Leak current         I.Eak         4.5         OS = 12 V           10         µA           Over         SW         SW         SW         SW         SW           10         µA           Over         Voltage         VovP         3         OS = _5 T         18.5         18.7         18.9	Parameter		Symbol Pin		Condition	Value			Unit
$V_{S} \\ [Bost Converter] I \\ VS \\ [Bost Converter] I \\ [Bost Converter] I \\ VS \\ [Bost Converter] I \\ [Bost Converter] I \\ IS \\ SS \\ SS \\ SS \\ SS \\ SS \\ SS \\$			No.		Condition	Min	Тур	Max	Unit
$V_{S} \\ [Boost Converter] \hline V_{S} \\ [Boost Converter] \hline V_{I} \\ [Boost Converter] \hline V_{I} \\ VS \\ [Boost Converter] \hline V_{I} \\ [Boost Converte$			Vтн	1	FB pin	1.136	1.146	1.156	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Ів	1	FB = 0 V	-100	0	+100	nA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		NMOS-Tr	Ron	4,5			110*		mΩ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		PMOS-Tr	Ron	3,4,5		_	10	16	Ω
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		NMOS-Tr	Ileak	4,5	OS = 15 V			10	μΑ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		PMOS-Tr	Ileak	3		_	_	10	μΑ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			ILIM	4,5	SW pin	2.8	3.5	4.2	А
$ \begin{array}{ c c c c c c c c } & Iss & Iss & 28 & SS = 0 & 10 & 15 & 20 & \mu A \\ \hline GD Thresh \\ old voltage & V_{TH} & 1 & FB = \hline & 1.01 & 1.03 & 1.05 & V \\ \hline GD ``L' level \\ output \\ voltage & V_{OL} & 27 & GD = 500 \ \mu A & & & 0.3 & V \\ \hline GD output \\ leak current & I_{LEAK} & 27 & GD = 17 & & 1 & \mu A \\ \hline GD output \\ leak current & I_{LEAK} & 27 & GD = 17 & & 1 & \mu A \\ \hline Threshold \\ voltage & V_{TH} & 13 & -36 & 0 & +36 & mV \\ \hline Input bias \\ current & I_B & 13 & FBP = 0 & & 4.4 & 6.6 & \Omega \\ \hline Input bias \\ current & I_B & 11 & IDRVN = -20 & A & & 4.4 & 6.6 & \Omega \\ \hline INegative Charge \\ \hline Pump & Vdrop & 11 & DRN = 50 & mA \\ \hline IO & voltage \\ \hline IO & Vdrop & 11 & DRN = 50 & mA \\ \hline DRN & = 100 & mA \\ \hline IO & NA \\ \hline IO & IO \\ \hline IO $		voltage	Vovp	3	OS = _√	18.5	18.7	18.9	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		charging	lss	28	SS = 0 V	10	15	20	μA
$\frac{\left \begin{array}{c} \text{output}\\ \text{voltage}\end{array}\right   V_{\text{OL}}  27  \text{GD} = 500 \mu\text{A}    0.3  \text{V}}{\left \begin{array}{c} \text{GD} \text{ output}\\ \text{GD} \text{ output}\\ \text{leak current}\end{array}\right   I_{\text{LEAK}}  27  \text{GD} = 17 \text{V}    1  \mu\text{A}}{\left \begin{array}{c} \text{\mu}\text{A}\right }  \frac{1}{13}  \frac{1}{13}  -36  0  +36  \text{mV}}{\left \begin{array}{c} \text{Input bias}\\ \text{outge}  V_{\text{TH}}  13  13  \text{FBP} = 0 \text{V}  -100  0  +100  \text{nA}}{\left \begin{array}{c} \text{Input bias}\\ \text{On resistor}  R_{\text{ON}}  11  \text{IDRVN} = -20 \text{mA}   4.4  6.6  \Omega}{\left \begin{array}{c} \text{On resistor}  R_{\text{ON}}  11  \text{IDRVN} = 50 \text{mA}}{\left \begin{array}{c} \text{FBP} = \\ \text{FBP} = \\ \text{nominal} -5\%   130  190  \text{mV}}{\left \begin{array}{c} \text{Input bias}   100  0   100  0 \\ 0   0  0  0   0  0  0 \\ 0  0  0  0  0  0  0$			Vтн	1	FB = _√	1.01	1.03	1.05	V
Image leak currentILEAR27GD = 17 VImage leakImage leakIm		output voltage	Vol	27	$GD = 500 \ \mu A$	_		0.3	V
VGL [Negative Charge Pump ]voltageVTH13360+36mVVGL [Negative Charge Pump ]Input bias currentIB13FBP = 0 V-1000+100nAVGL [Negative Charge Pump ]On resistorRoN11IDRVN = -20 mA4.46.6 $\Omega$ Vdrop l/O voltage differenceVdrop11DRN = 50 mA FBP = nominal-5%130190mV			ILEAK	27	GD = 17 V		_	1	μA
VGL [Negative Charge Pump ]Image: Current in the image: Current in the image			Vтн	13		-36	0	+36	mV
[ Negative Charge Pump ]Vdrop11DRN = 50 mA FBP = nominal-5%130190mVI/O voltage differenceI/O voltage DRN = 100 mADRN = 100 mAI/O voltage I/O voltageI/O voltage I/O voltage I/O voltage I/O voltage I/O voltage I/O voltageI/O voltage I/O voltage <br< td=""><td></td><td></td><td>Ів</td><td>13</td><td>FBP = 0 V</td><td>-100</td><td>0</td><td>+100</td><td>nA</td></br<>			Ів	13	FBP = 0 V	-100	0	+100	nA
Pump ]     Vdrop     11     DRN = 50 mA       I/O voltage difference     Vdrop     11     FBP = rominal-5%		On resistor	Ron	11	IDRVN = -20 mA		4.4	6.6	Ω
			Vdrop	11	FBP =		130	190	mV
(Continued)		difference	Vdrop	11	FBP =	_	270	420	mV

## (Continued)

Barama	Parameter		Pin	Condition	Value			Unit	
Parameter		Symbol No.		Condition	Min	Тур	Max	Unit	
VGH [ Positive Charge Pump ]	Threshold voltage	Vтн	14		1.187	1.213	1.238	V	
	Input bias current	Ів	14	FBP = 0 V	-100	0	+100	nA	
	On resistor	Ron	10	lout = 20 mA		1.10	1.65	Ω	
	I/O voltage	Vdrop	10	Vdrop = SUP-DRP DRP = -50 mA FBP = nominal-5%		400	680	mV	
	difference	Vdrop	10	Vdrop = SUP-DRP DRP = -100 mA FBP = nominal-5%		850	1600	mV	


\*: This parameter isn't be specified. This should be used as a reference to support designing the circuit

## ■ TYPICAL CHARACTERISTICS



FUÏTSU

## MB39C313



## SET UP

## 1. Setting Control Pin

Pin	Channels	Standby	Operating
EN1	VLOGIC: Buck converter	1	Ц
	VGL: Negative Charge Pump	L	
EN2	Vs: Boost converter	1	Н
EINZ	VGH: Positive Charge Pump	L	п

## 2. Setting Switching Frequency

Pin	Setting	Internal oscillator frequency
EREO	н	750 kHz
FREQ	L	500 kHz

## 3. Protection Circuitry

## 3.1) IC

Under voltage lock out: AVIN  $\leq$  6 V, all channels shut down

## 3.2) VLOGIC : Buck Converter

Short circuit protection: FBB pin < 0.9 V, protection circuit active Over current protection: output current  $\ge$  3.2 A, protection circuit active

## 3.3) Vs : Boost Converter

Over voltage protection: Vs  $\ge$  18.7 V, protection circuit active Over current protection: SW pin current  $\ge$  3.5 A, protection circuit active

## 3.3) V<sub>GL</sub> : Negative Charge Pump

No protection circuits

## 3.4) VGH : Positive Charge Pump

No protection circuits

## 4. Others

## 4.1) DLY1 / DLY2 delay time setting

With time delay (tdelay): DLY1 / DLY2 = open

Without time delay (tdelay): for each DLY1 / DLY2,

$$C_{\text{delay}} = \frac{5.5 \ \mu\text{A} \times t_{\text{delay}}}{V_{\text{REF}}}$$

 $\begin{array}{l} Where: \\ t_{delay} = delay time, \\ C_{delay} = Capacitor value \ connected \ to \ DLY-pin, \\ V_{REF} = 1.213 \ V \end{array}$ 

## 4.2) VLOGIC : Buck converter

Output voltage setting :

$$VO1 = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

Where:  $V_{\text{REF}} = 1.213 \text{ V}, \text{ R2} \leq 1.2 \text{ k}\Omega$ 

Feed-forward capacitance :

$$C_{ff1} = \frac{1}{2 \times \pi \times R1 \times f_{z1}}$$

Where :

 $f_{z1} = a \; zero \; in \; transfer \; function$ 

## Soft start:

Internal preset

The soft start cycle start after EN1 is asserted and the duration is internally set to 1 ms.

## 4.3) Vs: Boost converter

Output voltage setting:

$$VO2 = 1.146 \times \left(1 + \frac{R3}{R4}\right)$$

Feed-forward capacitance:

$$C_{\rm ff2} = \frac{1}{2 \times \pi \times R3 \times f_{\rm z2}}$$

Where :  $f_{z2} = a$  zero in transfer function

Soft start: set by external capacitor connected to SS pin (Soft start active when SS pin voltage < FB voltage)

GD pin: GD goes L if FB > 1.03 V after delay time DLY2 GD gives Hi-Z if FB  $\leq$  1.03 V after delay time DLY2

## 4.4) V<sub>GL</sub> : Negative Charge Pump

Output voltage setting:

$$VO3 = (-V_{REF}) \times \frac{R5}{R6}$$
, where  $V_{REF} = 1.213 \text{ V}$ 

## 4.5) V<sub>GH</sub> : Positive Charge Pump

Output voltage setting:


$$VO4 = V_{REF} \times \left(1 + \frac{R7}{R8}\right)$$
, where  $V_{REF} = 1.213 V$ 

Note : refer to " APPLICATION MANUAL" for corresponding resistor.

## APPLCATION MANUAL

1. Buck Converter Design

## (1) Buck Converter Block Diagram




## (2) Inductor Selection

The inductor can range from  $10 \,\mu\text{H}$  to  $15 \,\mu\text{H}$ . The current flow through the inductor must below the saturation current rating of the inductor. The maximum current flowing through the inductor can be found from the following formula:

$$IL_{MAX} \ge IO_{MAX} \quad \frac{\Delta IL}{2}$$
$$\Delta IL = \frac{V_{in} \times V_{out}}{L} \times \frac{V_{OUT}}{V_{in} \times fosc}$$

Where  $IL_{MAX} = Maximum current through inductor [A]$   $IO_{MAX} = Maximum load current [A]$   $\Delta IL = Inductor ripple current peak-to-peak value [A]$   $V_{in} = Input voltage [V]$   $V_{out} = Output voltage [V]$ fosc = switching frequency [Hz] (500 kHz or 750 kHz)



#### (3) Rectifier Diode Selection

Schottky diode should be used to attain high efficiency. The reverse voltage rating of the diode must be higher then the maximum output voltage of the converter. The required averaged rectified forward current of diode is the product of off-time of Buck converter and the maximum switch current at SWB pin.

Off-time of Buck converter: 
$$D = 1 - \frac{V_{out}}{V_{in}} = 1 - D$$

Maximum output current:  $I_{avg} = (1 - D) \times I_{SWLIM} = \left(1 - \frac{V_{in}}{V_{out}}\right) \times I_{SWLIM}$ 

A Schottky diode with maximum rectified forward-current of 1.5 A to 2 A should be sufficient for most of applications. The diode forward voltage should be less than 0.7 V in order to prevent damage to IC.

Another requirement for Schottky diode is the power dissipation. The power dissipation can be calculated from the formula below:

 $P_{D} = I_{avg} \times V_{F} = (1 - D) \times I_{SWLIM} \times V_{F}$ 

Where

 $P_D$  = Power dissipation of the diode [W]  $V_F$  = Diode forward voltage [V]  $I_{SWLIM}$  = Minimum over current protection of SWB-pin [A] (2.5 A)

#### (4) Bootstrap Capacitor Selection

Bootstrap capacitor connected to BOOT pin is charged by integrated synchronous diode with 4 V internal supply. Ceramic capacitor is recommended for less leakage current. The minimum bootstrap capacitor can be calculated by following equation:

$$C_{\text{BOOT}} \geq \frac{Q_{\text{GATE}} + \frac{I_{\text{DRV}(\text{dynamic})}}{f} + Q_{\text{DRV}(\text{static})} \frac{I_{\text{CBOOT}(\text{leak})}}{f}}{f}$$

Where:

 $C_{BOOT}$  = bootstrap capacitor value  $Q_{GATE}$  = gate charge of integrated power transistor f = switching frequency (500 kHz or 750 kHz)  $I_{DRV(dynamic)}$  = dynamic current of power transistor driver  $Q_{DRV(static)}$  = static current of power transistor driver  $I_{CBOOT(leak)}$  = bootstrap capacitor leakage current  $V_B$  = internal regulated voltage 4 V  $V_f$  = forward voltage drop of bootstrap diode  $V_{LS}$  = voltage drop of low-side diode of Buck converter  $V_{min}$  = minimum voltage between BOOT pin and SWB pin Practically, bootstrap capacitor is selected more than ter

Practically, bootstrap capacitor is selected more than ten times of its minimum value, such that providing sufficient charge for driver and gate of power transistor. With assumption on power used is dominated by charging the gate capacitor of power transistor, the equation can be simplified:


 $C_{\text{BOOT}} \geq -\frac{Q_{\text{GATE}}}{\Delta V} \text{ , where } \Delta V \text{ is the change of boot voltage in switching cycle.}$ 

 $0.1\,\mu$ F bootstrap capacitor is recommended for Buck converter in MB39C313. The bootstrap capacitor voltage rating is suggested to be high than input voltage.

## (5) Output Capacitor Selection

This IC is designed to work best with ceramic output capacitor. Two 10  $\mu$ F ceramic output capacitors are recommended for most application. More capacitance can be added so as to reduce voltage drop during load transients.

## (6) Output Voltage and Feed Forward Capacitor Selection



The output voltage of Buck converter can be set by external resistor divider as shown below:

$$V_{\text{LOGIC}} = V_{\text{REF}} \times \left(1 + \frac{R1}{R2}\right) = 1.213 \times \left(1 + \frac{R1}{R2}\right)$$

R2 is around 1.2 k $\Omega$ , and the reference voltage (V<sub>REF</sub>) = 1.213 V

The lower feedback resistor (R2) should be around 1.2 k $\Omega$  to maintain a minimum load current of 1 mA.

If the loading current is less than 1 mA, the output voltage will rise slightly above the nominal voltage in light load or no load condition.

A feed forward capacitor ( $C_{\rm ff1}$ ) is added parallel to the upper resistor (R1). The  $C_{\rm ff1}$  sets a zero in the transfer function. This will improve the load transient response and stabilize the converter loop. The value of  $C_{\rm ff1}$  is depending on the inductor and zero frequency ( $f_{z1}$ ) required.


For 10  $\mu$ H inductor, set f<sub>z1</sub> = 8 kHz; for 15  $\mu$ H inductor, set f<sub>z1</sub> = 17 kHz.

$$C_{\rm ff} = \frac{1}{2 \times \pi \times \text{R1} \times \text{fz}} = \frac{1}{2 \times \pi \times 2 \text{ k}\Omega \times 8 \text{ kHz}} = 9.9 \text{ nF} \div 10 \text{ nF} \text{ (Example of 3.3 V output voltage)}$$

A capacitor value close to the calculated value is chosen.

## 2. Boost Converter Design

## (1) Boost Converter Block Diagram



It is necessary to verify the maximum output current of this converter whether it meets the application requirements. The efficiency of the Boost converter can be read from the graph or employ a worst-case assumption of 80 %.

Duty cycle: 
$$D = 1 - \frac{V_{in} \times \eta}{V_{out}}$$

 $Maximum \ output \ current: \ I_{avg} = \ (1 - D) \ \times I_{SWLIM} \ \frac{V_{in}}{V_{out}} \ \times I_{SWLIM}$ 

Peak switch current: 
$$I_{SWPEAK} = \frac{V_{in} \times D}{2 \times f_{OSC} \times L} + \frac{I_{out}}{1 - D}$$

Where

 $\begin{array}{l} D = duty \ cycle \\ f_{OSC} = switching \ frequency \ [Hz] \ (500 \ kHz \ or \ 750 \ kHz) \\ L = inductor \ value \ [H] \\ \eta = estimated \ Boost \ converter \ efficiency \ (typically \ 80 \ \% \ minimum) \\ I_{SWLIM} = minimum \ switch \ current \ limit \ of \ SW-pin \ [A] \ (= 2.8 \ A) \end{array}$ 

The selected components, including the embedded switch, the inductor and external Schottky Diode must be able to handle the peak switching current. The estimation should be based on the minimum input voltage, since the switching current will be the highest in this case.

Limited by the power FET maximum switching current, the maximum output current depends on input voltage and output voltage configuration. Refer to "REFERENCE DATA" section for graphical information. For data reading from reference data, margin is suggested to avoid activating current limit.

#### Inductor Selection

The inductor can range from 6.8  $\mu$ H to 22  $\mu$ H. When selecting the inductor, its saturation current must be higher than the peak switch current (I<sub>SWPEAK</sub>) as shown above. Extra margin is required to cope with high current transients. A more conservative design is to use the maximum SW current limit of 3.5 A as saturation current rating of inductor. Another parameter for choosing inductor is the DC resistance. Usually, lower the DC resistance can result in higher converter efficiency.



## (2) Rectifier Diode Selection

Schottky diode should be used to attain high efficiency. The reverse voltage rating of the diode must be higher than the maximum output voltage of the converter. Similar to Buck converter, the required averaged rectified forward current of the Schottky diode is the product of off-time of Boost converter and the maximum switch current at SW pin.

Off-time of Boost converter: 
$$D = 1 - D = \frac{V_{in}}{V_{out}}$$

Maximum output current:  $I_{avg} = (1 - D) \times I_{SWLIM} \frac{V_{in}}{V_{out}} \times I_{SWLIM}$ 

A Schottky diode with maximum rectified forward-current of 2A should be sufficient for most applications. Another requirement for Schottky diode is the power dissipation. The power dissipation can be calculated from the formula below:

$$P_{D} = I_{avg} \times V_{F} = (1 - D) \times I_{SWLIM} \times V_{F}$$

Where


$$\begin{split} P_D &= \text{power dissipation of the diode [W]} \\ V_F &= \text{diode forward voltage [V]} \\ I_{\text{SWLIM}} &= \text{minimum over current protection of SW-pin [A] (2.8 A)} \end{split}$$

## (3) Output Capacitor Selection

Capacitors with low ESR are recommended. Ceramic capacitor which has low ESR is particularly suitable for this purpose. Typically, three 22  $\mu$ F ceramic capacitors connected in parallel are placed at the converter output. More capacitance can be added so as to reduce voltage drop during heavy load transients.

26

#### (4) Output Voltage and Feed Forward Capacitor Selection



The Boost converter output voltage of can be set by external resistor divider as shown below:

$$Vs = 1.146 \times \left(1 + \frac{R3}{R4}\right)$$

Note : Output overshot due to large input voltage change may be high enough to trigger OVP under certain condition when output setting is close to 18 V.

A feed forward capacitor ( $C_{\rm ff2}$ ) is added parallel to the upper resistor (R3). The  $C_{\rm ff2}$  sets a zero in the control loop transfer function. This improves the load transient response and stabilizes the converter loop. The value of  $C_{\rm ff2}$  is depending on the inductor and zero frequency ( $f_{z2}$ ) required.

For 6.8  $\mu$ H and 10  $\mu$ H inductor, set fz = 10 kHz; for 22  $\mu$ H inductor, set fz = 7 kHz.

 $C_{\text{ff2}} = \frac{1}{2 \times \pi \times \text{R3} \times \text{f}_{\text{Z2}}} = \frac{1}{2 \times \pi \times 680 \text{ k}\Omega \times 10 \text{ kHz}} = 23.4 \text{ pF} \div 20 \text{ pF} \text{ (Example of 16.5 V output voltage)}$ 

A capacitor value close to the calculated value can be used.

#### (5) Compensation (COMP) Capacitor Selection

The regulator compensation is adjusted by an external component connected to the COMP-pin. This pin is the output of internal trans-conductance error amplifier. By adding a resistor in series will change the internal zero and increases the high-frequency gain. The formula below give the frequency (Fz) at which the resistor increases the high-frequency gain.

$$Fz = \frac{1}{2 \times \pi \times Cc \times (Rc + 10 k)}$$

Typically, a 22 nF capacitor is suitable for most applications. If the input voltage is lower, it requires a smaller capacitor value so that it has higher regulator gain.

## (6) Soft Start Capacitor Selection

A soft start function is to slow the rate of rising output voltage and minimize the large inrush current at startup. The soft start time is adjustable by connecting external capacitor to SS pin. Soft start capacitor can be estimated by defining the soft start time thought equation below:

$$C = \frac{I_{ss} \times t_{ss}}{V_{FB}},$$


 $\begin{array}{l} Where: \\ I_{ss} = soft \; start \; charging \; current; \\ t_{ss} = soft \; start \; time; \\ V_{FB} = \; voltage \; at \; FB \; pin. \end{array}$ 

In general, startup time for power supply is larger than 10 us. The startup time of Boost converter of MB39C313 is defined as 1.5 ms.

 $C = \frac{I_{ss} \times t_{ss}}{V_{FB}} = \frac{15 \ \mu A \times 1.5 \ ms}{1.146 \ V} = 19.6 \ nF, \ therefore, \ 22 \ nF \ soft \ start \ capacitor \ is \ selected.$ 

## 3. Positive Charge Pump Design

## (1) Positive Charge Pump Block Diagram



## (2) Output Voltage Selection

Theoretically, the maximum output voltage is the sum of input voltage and pumping clock voltage of a charge pump. In MB39C313, the maximum output voltage is Vs (Boost converter output voltage) +  $V_{SUP} - 2V_{diode}$  which is 17.7 V + 17.7 V + 2(0.4 V) = 34.6 V with typical setting. Due to the regulated voltage control, the output voltage can be configured by equation below:

$$V_{GH} = V_{REF} \times \left(1 + \frac{R7}{R8}\right) = 1.213 \times \left(1 + \frac{R7}{R8}\right)$$

Typically, multiple 2 (x2) function for Positive Charge Pump. Its output voltage will be limited by  $V_S - 2V_{diode} \le V_{GH} \le V_s + V_{SUP} - 2 V_{diode}$ . For other application that requires higher output voltage, MB39C313 allows adding pumping stage by using SW pin. With multiple 3 (x3) function of Positive Charge Pump, the output voltage should be limited by  $2V_S + V_{diode(VS)} - 2V_{diode} \le V_{GH} \le 2V_S + V_{diode(VS)} + V_{SUP} - 4V_{diode}$ .

#### (3) Pumping Capacitor and Output Capacitor Selection

Ceramic capacitor is recommended for its non-polarized, more stable over temperature, low leakage and small ESR. Choosing a pumping capacitor should consider the required voltage rating and output current loading. For 32 V output voltage setting, the pumping clock voltage is calculated below.

 $\Delta V_{DRP} = V_{GH} - V_S + 2(V_{diode}) = 32 \text{ V} - 17.7 \text{ V} + 2(0.4 \text{ V}) = 15.1 \text{ V}$ 

The minimum pumping capacitor is determined by following equation.

$$C \geq \frac{I_{out}}{f \times \Delta V_{DRP}}$$

Where: lout = the output current f = switching frequency (500 kHz or 750 kHz)  $\Delta V_{DRP}$  = pumping clock voltage

The charge stored on pumping capacitor is transferred to output capacitor cycle-by-cycle. Output capacitor determines output ripple voltage of charge pump. The ripple voltage is estimated by:

$$V_{ripple} = \frac{I_{out}}{2f \times C_{out}} + I_{out} \times ESR_{Cout}$$


Where:

C<sub>out</sub> = output filtering capacitance

ESR<sub>cout</sub> = equivalent series resistance of output filtering capacitor

## 4. Negative Charge Pump Design

## (1) Negative Charge Pump Block Diagram



#### (2) Output Voltage Selection

Recall from functional description, the maximum negative output voltage is  $-V_{DRN} + V_{diode}$  ideally, which is -12 V + 0.4 V = -11.6 V. Similar to Positive Charge Pump, the regulated output voltage can be set by equation below:

$$V_{GL} = -V_{REF} \times \frac{R5}{R6} = -1.213 \times \frac{R5}{R6}$$

## (3) Pumping Capacitor and Output Capacitor Selection

Selection of pumping capacitor and output capacitor are similar to Positive Charge Pump design.

For -5 V output,  $\Delta V_{DRN} = -V_{GL} - V_{diode} = -5$  V - 0.4 V = -5.4 V. The pumping capacitor and output filtering capacitor can be estimated for required application.

Fast input voltage change at power off causes under-shoot (becomes more negative) at Negative Charge Pump output. This under shoot can be reduced by increasing the output capacitance to pumping capacitance ratio. The power off coupling voltage is  $VIN - |\Delta V_{DRN}|$ . The coupling effect can be estimated as below:

 $\Delta V_{under\text{-shot}} = (VIN - | \Delta V_{DRN} |) = \times \frac{C_{pump\text{-cap}}}{C_{pump\text{-cap}} + C_{outpu\text{-cap}}}$ 

Where:

 $\begin{array}{l} \Delta V_{\text{under}} - {}_{\text{shot}} = \text{under-shot voltage by power off coupling.} \\ \Delta V_{\text{DRN}} = pumping \ \text{clock voltage} \\ C_{\text{pump-cap}} = pumping \ \text{capacitance} \\ C_{\text{output-cap}} = \text{output capacitance} \end{array}$ 

In real application, the power off coupling should be negligible due to large loading gate capacitance on panel.

## (4) REF Capacitor Selection

REF pin capacitor is used for defining the low frequency gain of reference voltage buffer. 220 nF capacitor is used for stability and performance. Change of capacitance is NOT recommended.

## (5) DLY Capacitor Selection

Refer to "Power Up Sequence" section, power up sequence timing is set by capacitor at DLY1 and DLY2 pins. The delay capacitor can be estimated by following equation.

$$C_{\text{delay}} = \frac{5.5 \,\mu\text{A} \times t_{\text{delay}}}{V_{\text{REF}}}$$

## (6) Input capacitor Selection

It is recommended to use low ESR capacitor like ceramic capacitor for the input filtering. For AVIN terminal, a 1  $\mu$ F capacitance connected from AVIN to ground is needed. For the Buck converter, use minimum of two 22  $\mu$ F ceramic capacitors connected from VINB pin to ground. For the Boost converter, minimum of one 22  $\mu$ F ceramic capacitor connected from the inductor terminal to ground is recommended.

## 5. System Design Consideration

## (1) Output Glitches when Very Slow Power up Time


A very slow power up time may cause channel output glitches when input voltage across UVLO voltage. Due to slow rise of input voltage at UVLO threshold, the UVLO is easily triggered with switching noise. This undesired UVLO activation will cause glitches at output when channel is loaded.

The main reason is due to the input voltage drop by sudden current draw when channel startup. For maximum output loading,  $0.1 \Omega$  equivalent series resistance of power line is able to cause 0.3 V voltage drop. Consider UVLO hysteresis voltage and its response time with margin. For typical setting (VIN = 12 V, V<sub>Logic</sub> = 3.3 V/ 1.5 A and other channels without load,  $0.1 \Omega$  source resistance), it is suggested less than 167 ms input voltage ramp time to avoid such glitches. Refer to "**■** TYPICAL APPLICATION CIRCUIT" for typical application setting.



## (2) Voltage Overshot at Boost Converter Output during Power Up

A voltage overshot appears at Boost Converter output when input voltage rise time is too fast. This overshot voltage may damage external parts.



Refer to Figure 4, consider the node voltage at power up, both gate voltage of P-type and N-type power FET are zero. With sudden voltage change at input, current flow through inductor and charge up the output capacitor towards input voltage. The P-type power FET will be turned off when output capacitor rise to certain voltage. The charging current continues to flow through the Schottky diode, such that capacitor reaches its peak voltage. As the diode blocks the reverse current, the output capacitor voltage can only be discharged by loading elements.

To avoid this overshot voltage at power up, the rise time of input voltage should be controlled base on RLC resonance frequency of application circuit. No load condition can be used to estimate worst case.

The LC resonance frequency is  $\frac{1}{2\pi \sqrt{LC}}$ 

For typical application, L = 6.8  $\mu$ H, C = 66  $\mu$ F, the theoretical input rise time should be longer than 133  $\mu$ s. Margin is suggested for other parasites.

## (3) GD FET Isolation

An isolation switch for Boost Converter output is suggested to break current path for application in disable condition. The isolation switch can be controlled by GD pin. Refer to Figure 3 for its application connection.

## (4) PCB Layout Recommendation

PCB layout is significant for power supply design. Poor layout would result in generating unwanted voltage and current spikes. This will not only affect DC output voltage, but also radiate EMI to adjacent equipment. Sufficient grounding and minimize parasitic inductance can reduce DC/DC converter switching spike noise.


The following list of rules should be followed when designing power PCB layout

- 1. Place tracks on the Top Layer and avoid using via or through hole; particularly for nets, such as Input Capacitor (Cin), Inductor (L) and Output Capacitor (Cout).
- 2. Place the Input Capacitor (Cin) close to the IC, so as to reduce loop current.
- 3. Place the Schottky diodes close to the SW and SWB respectively, so as to reduce spike noise.
- 4. Strengthen the ground connection of Input Capacitor (Cin), and Output Capacitor (Cout) with the ground planes. This can be done by placing via holes next to the GND terminals of these components.
- 5. Place the Schottky Diode and Pumping Capacitor of the two charge pump channels close to IC.
- 6. The Decoupling Capacitor should be placed near to IC pin of VINB and AVIN. Separate track is required for AVIN and VINB. The GND terminal of AVIN should be placed close to the GND terminal of IC. (Via holes should be placed near to the GND terminals of IC and Capacitors. The connections to internal ground plane should be strengthened at these points.)
- 7. Feedback paths (i.e. FBB, FB, FBN, FBP) are very sensitive to noise, thus the track should be as short as possible at these terminals. The Output (Vo) feedback line should be placed away from switching components and tracks. Particularly DRN and FBN of the negative charge pump. Use the FREQ pin to separate these two tracks. Similarly, the FBB and SWB can be separated by the EN1 track. Because EN1, EN2 and FREQ are less susceptible to noise.
- 8. Place wide and short track to connect Boost Converter Output and OS pin.
- 9. The two ground planes GND and PGND are intersect at the IC thermal pad only.

## ■ EXAMPLE OF STANDARD OPERATION CHARACTERISTICS

## **REFERENCE DATA**


## (1) Buck Converter Characteristic



0.5

Load Current Io (A)

1




3.267

0


1.5

## (2) Boost Converter Characteristic




FUITSU


## (3) Negative Charge Pump Characteristic



## (4) Positive Charge Pump Characteristic









ITSU






### (7) Power-up Sequence



### ■ TYPICAL APPLICATION CIRCUIT



# MB39C313

### Part List

Count	Designator	Item Specification	Part Value	Package	Part number	Vendor
1	U1	IC, Bias Power Supply for LCD	MB39C313	TSSOP28P	MB39C313	FML
2	C1, C24	Capacitor, Ceramic, 50 V, X5R, 10%	1 μF	1206	C3216X5R1H105K	TDK
2	C10, C11	Capacitor, Ceramic, 10 V, B, 20%	10 μF	0805	C2012JB1A106K	TDK
6	C7, C8, C13, C14, C15, C16	Capacitor, Ceramic, 25V, B, 20%	22 μF	1210	C3225JB1E226M	TDK
1	C17	Capacitor, Ceramic, 50 V, CH, 5%	22 pF	0603	C1608CH1H220J	TDK
8	C18, C22, C23, C25, C26, C27, C28, C29	Capacitor, Ceramic, 50 V, B, 10%	0.47 μF	1206	C3216JB1H474K	TDK
2	C2, C3	Capacitor, Ceramic, 50 V, B, 10%	22 nF	0603	C1608JB1H223K	TDK
3	C4, C5, C12	Capacitor, Ceramic, 50 V, B, 10%	10 nF	0603	C1608JB1H103K	TDK
1	C6	Capacitor, Ceramic, 25 V, B, 10%	220 nF	0603	C1608JB1E224K	TDK
1	C9	Capacitor, Ceramic, 50 V, B, 10%	0.1 μF	0603	C1608JB1H104K	TDK
2	D1, D2	Diode, Schottky Rectifier, 3 A, 30 V	MBRA340T3	SMA-403D	MBRA340T3	On- Semi
3	D3, D4, D5	Diode, Dual Schottky, 200 mA, 30 V	BAT54S	SOT23	BAT54S	On- Semi
1	L1	Inductor, SMT, 6.5 A, 35 m $\Omega$	10 µH	10x10.2	CDRH104R-100NC	Sumida
1	L2	Inductor, SMT, 4.4 A, 40 m $\Omega$	6.8 μH	7.5x8	PLC-0745-6R8S	NEC
6	R2, R12, R14, R17, R21, R23	Resistor, 1 A, Chip, 0.5%	0R	0603	RK73Z1J	KOA
1	R8	Resistor, 2 A, Chip, 0.5%	0R	0805	RK73Z2J	KOA
1	R10	Resistor, Chip, 1/16 W, 0.5%	56 K	0603	RR0816P-563-D	SSM
1	R11	Resistor, Chip, 1/10 W, 0.5%	680 K	0603	RK73G1JTTD6803D	KOA
2	R13, R27	Resistor, Chip, 1/16 W, 0.5%	51 K	0603	RR0816P-513-D	SSM
1	R19	Resistor, Chip, 1/10 W, 0.5%	620 K	0603	RK73G1JTTD6203D	KOA
1	R20	Resistor, Chip, 1/16 W, 0.5%	150 K	0603	RR0816P-154-D	SSM
1	R26	Resistor, Chip, 1/10 W, 0.5%	1 M	0603	RK73G1JTTD1004D	KOA
2	R28, R29	Resistor, Chip, 1/16 W, 0.5%	100 K	0603	RR0816P-104-D	SSM
1	R5	Resistor, Chip, 1/16W, 0.5%	2 K	0603	RR0816P-202-D	SSM
1	R6	Resistor, Chip, 1/16W, 0.5%	1.1 K	0603	RR0816P-112-D	SSM



(Continued)

Count	Designator	Item Specification	Part Value	Package	Part number	Vendor
1	R7	Resistor, Chip, 1/16W, 0.5%	62R	0603	RR0816Q-620-D	SSM
2	J1, J2	Jumper		HDR1X2		
2	J3, J4	Jumper		HDR1X3		
No Mount	C19		220 nF	0603		_
No Mount	C20		1 μF	1206		_
No Mount	C21		22 μF/25 V	1210	_	_
No Mount	Q1	P-ch MOSFET	SI2343DS	SOT23	Si2343DS	Vishay
No Mount	R15	_	100 K	0603		_
No Mount	R16		1 M	0603	_	
No Mount	R22		0R	0603		_
No Mount	R24	_	0R	0603		_

FML

### : FUJITSU MICROELECTRONICS LIMITED

TDK : TDK Corporation

OnSemi : ON Semiconductor Corporation

Sumida : Sumida Corporation

NEC : NEC Electronics Corporation

KOA : KOA Corporation

SSM : SUSUMU Co. Ltd.


Vishay : Vishay Intertechnology, Inc.

### LAND PATTERN

The MB39C313 has an exposed thermal pad zone on the bottom side of the IC. This area has to be soldered onto the PCB board to enhance heat dissipation.

The via should be placed in the thermal pad. These via assist heat dissipation towards the bottom layer of the PCB. Via and copper pad size may be adjusted according to PCB constraints.

### • Land pattern design example



### ■ USAGE PRECAUTIONS

### 1. Never use setting exceeding maximum rated conditions.

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Use the devices within recommended conditions

It is recommended that devices be operated within recommended conditions. Exceeding the recommended operating condition may adversely affect devices reliability. Nominal electrical characteristics are warranted within the range of recommended operating conditions otherwise specified on each parameter in the section of electrical characteristics.

#### 3. Design the ground line on printed circuit boards with consideration of common impedance.

#### 4. Take appropriate static electricity measures.

Containers for semiconductor materials should have anti-static protection or be made of conductive material. After mounting, printed circuit boards should be stored and shipped in conductive bags or containers. Work platforms, tools, and instruments should be properly grounded. Working personnel should be grounded with resistance of 250 k $\Omega$  to 1 M $\Omega$  between body and ground.

### 5. Do not apply negative voltages

The use of negative voltages below -0.3 V may activate parasitic transistors on the device, which can cause abnormal operation.

### ORDERING INFORMATION

Part number	Package	Remarks
MB39C313PFTH	28-pin plastic TSSOP FPT-28P-M20	Exposed PAD

### ■ EV BOARD ORDERING INFORMATION


EV Board Part No.	EV Board version No.	Remarks
MB39C313EVB-01	MB39C313EVB-01 Rev.1.2	TSSOP-28

### ■ RoHS COMPLIANCE INFORMATION OF LEAD (Pb) FREE VERSION


The LSI products of FUJITSU MICROELECTRONICS with "E1" are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, hexavalent chromium, polybrominated biphenyls (PBB), and polybrominated diphenylethers (PBDE).

A product whose part number has trailing characters "E1" is RoHS compliant.

### ■ MARKING FORMAT (LEAD FREE VERSION)



### ■ LABELING SAMPLE (LEAD FREE VERSION)




### ■ MB39C313PFTH RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL

### [FUJITSU MICROELECTRONICS Recommended Mounting Conditions]

Item	Condition			
Mounting Method	IR (infrared reflow), warm air reflow			
Mounting times	2 ti	nes		
	Before opening	Please use it within two years after manufacture.		
Storage period	From opening to the 2nd reflow	Less than 8 days		
Storage period	When the storage period after opening was exceeded	Please process within 8 days after baking (125 °C $\pm$ 3 °C, 24hrs + 2H/-0H) Baking can be performed up to two times.		
Storage conditions	5 °C to 30 °C, 70%RH or less	(the lowest possible humidity)		

### [Parameters for Each Mounting Method]

#### IR (infrared reflow)




#### Manual soldering (partial heating method)


ltem	Item Condition			
	Before opening	Within two years after manufacture.		
Storage period	Between opening and mounting	Within two years after manufacture. (No need to control moisture during the storage period because of the partial heating method.)		
Storage conditions	5 °C to 30 °C, 70%RH or less (the lowest possible humidity)			
Mounting conditions	Temperature at the tip of a soldering iron: 400 °C max Time: Five seconds or below per pin*			

\* : Make sure that the tip of a soldering iron does not come in contact with the package body.



### PACKAGE DIMENSIONS








Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

### ■ CONTENTS

	page
- DESCRIPTION	
- FEATURES	
- APPLICATIONS	1
- PIN ASSIGNMENT	2
- PIN DESCRIPTIONS	
- I/O PIN EQUIVALENT CIRCUIT DIAGRAM	4
- BLOCK DIAGRAM	
- FUNCTIONAL DESCRIPTIONS	
- ABSOLUTE MAXIMUM RATINGS	
- RECOMMENDED OPERATION CONDITIONS	
- ELECTRICAL CHARACTERISTICS	13
- TYPICAL CHARACTERISTICS	17
- SET UP	19
- APPLCATION MANUAL	
- EXAMPLE OF STANDARD OPERATION CHARACTERISTICS	
- TYPICAL APPLICATION CIRCUIT	39
- LAND PATTERN	
- USAGE PRECAUTIONS	43
- ORDERING INFORMATION	
- EV BOARD ORDERING INFORMATION	43
- RoHS COMPLIANCE INFORMATION OF LEAD (Pb) FREE VERSION	43
- MARKING FORMAT (LEAD FREE VERSION)	44
- LABELING SAMPLE (LEAD FREE VERSION)	
- MB39C313PFTH RECOMMENDED CONDITIONS OF MOISTURE SENSITIVITY LEVEL	46
- PACKAGE DIMENSIONS	47







## **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3329 *http://jp.fujitsu.com/fml/en/* 

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department